IIT Bombay research team wins VLSI user design competition
Sheena Sachdeva | April 15, 2025 | 06:59 PM IST | 1 min read
IIT Bombay research team and Semiconductor Laboratory jointly developed a semiconductor that aims to secure ‘electronic systems against unauthorised access.’
NEW DELHI: A research team from Indian Institute of Technology (IIT) Bombay has won the VLSI User Design Track competition at 38th International Conference on VLSI Design and 24th International Conference on Embedded Systems. The event was held in Bengaluru from January 4-8, 2025.
The winning design features patented PECVD SiO2 capacitors as anti-fuse elements with low programming voltage (3.3V) and CMOS integration at 180nm node. The innovation aims to address the need to secure electronic systems against unauthorised access.
The chip was designed at IIT Bombay and fabricated at the Semiconductor Laboratory (SCL), Chandigarh, by adopting a One Time Programmable (OTP) memory technology. “This is evidence of India’s homegrown innovation in semiconductor design and manufacturing,” an IIT Bombay statement said.
IIT Bombay: VLSI user design
Speaking on the success of the team, Uadayan Ganguly, professor of electrical engineering, IIT Bombay, said, “As India builds fab with imported technology, the ability to build indigenous memory technology at scale is essential for sustenance and growth of the semiconductor ecosystem. Our capability is a key enabler for the same.”
“This OTP technology will enable indigenously designed and manufactured security chips essential for data protection and secure communication. It has particular promise for applications requiring radiation-hardened memory suitable for space missions and critical areas like e-passports and driving licences,” IIT Bombay said in a statement.
The design technology will be developed by the IIT Bombay team and soon will be commercialised through NumeloTech, an incubated startup under the Society of Innovation and Entrepreneurship (SINE) at the institute.
The IIT Bombay research team comprised former senior project research scientist Ajay Kumar Singh, project research scientist Shreeniwas Daultabad, senior project research scientist Shatadal Chatterjee; and two PhD students/research scholars Abhishek Kadam and Shreyas Deshmukh, developed the design.
Follow us for the latest education news on colleges and universities, admission, courses, exams, research, education policies, study abroad and more..
To get in touch, write to us at news@careers360.com.
Next Story
]Stagnation in placements, salaries now affecting even IITs, NITs, IIITs: Congress
Congress general secretary Jairam Ramesh claims that going by available data from the 364th report of the Parliamentary Standing Committee on Education, one-fifth of students from the IITs and other institutes are not getting placements.
Press Trust of India | 1 min readFeatured News
]- ‘Bitter experience’: DU’s 4th-year students face sudden rule changes, limited options, teacher shortage
- Maharashtra NEET Counselling: Private medical college sues for institute-level admissions, NRI quota expansion
- Maharashtra NEET Counselling: Medical college ‘confined, forced’ him to retract fee complaint, says aspirant
- MahaDBT, CAP Integration: Maharashtra students to get scholarship approvals at admission, no renewals needed
- Maharashtra: 11,000 faculty posts lie vacant; Officials say governors, finance division at fault
- BTech Courses: AI, computer science fuel enrolment boom to 5-year high, but may soon kill jobs, say experts
- Lights fade at Calcutta University’s unique Department of Applied Optics and Photonics due to staff shortage
- CBSE Board Exam 2026: Two exams for Class 10 ‘exhausting’ for teachers, cause more anxiety for students
- In poll-bound Bihar, NEP is leaving university students with endless exams, but no results or classes
- Agriculture courses in enrolment crisis: 10 Maharashtra colleges shut, over half seats vacant in 44 institutes